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We present a high-frequency fully-differential current-mode
buffer to interface off-chip currents with no significant degrada-
tion of the frequency response, and to measure current-mode ICs
using standard equipment. This unit has been incorporated to the
front end of a Switched-Current BandPass Σ∆ modulator which
can in its turn be used to interface bandpass signals from on-chip
current-mode sensors, and to interface RF signals for telemetry
applications.
Introduction: Current-mode circuits may be advantageous for
applications involving sensors whose outputs are currents such
as light and radiation sensors, some temperature and magnetic
sensors, and many others found in biomedicine [1]. For these
cases, processing directly in the current domain avoids using
current-to-voltage converters and may hence yield faster
operation than voltage-mode circuits. However, the speed
advantages are only realized at fully if the input currents are
generated on-chip. Otherwise, the circuit dynamics may become
severely degraded due to parasitic time constants at the chip
pads. This letter presents a CMOS current buffer to interface
single-ended off-chip currents into on-chip fully-differential
current-mode circuitry and include experimental results showing
its performance as a stand-alone unit and as part of a CMOS
0.8µm BandPass Σ∆ SI modulator [2].
Illustrating the Speed Degradation in SI Interfaces: Consider
the SI second-generation memory cell of Fig. 1(a). We have
implicitly assumed that this memory is on-chip and that the
capacitance of the driving stage is negligible as compared to the
gate-to-source capacitance of the memory transistor Cgs -- bear
in mind that mismatch considerations force using large channel
area transistors. During phase φ1 (sampling phase) this
capacitance is charged with a time constant Cgs/gm. Assume now
that the memory cell is placed at the chip front-end, and we use
the simplest possible interface: an off-chip linear resistor with
resistance much larger than 1/gm (see Fig. 1(b)). Consequently
the time constant changes from Cgs/gm to (Cgs + Cpad)/gm.
Because the pad equivalent capacitance Cpad is typically large
as compared to the inner capacitance, the high-frequency
behavior of the memory cell becomes degraded. The same
problem is observed for other enhanced SI memory cells,
including those with low input impedance.
Consider now Fig. 1(c), where a current buffer has been
incorporated at the front-end of a SI circuit. The input current
iin is first processed by the buffer and then the resulting current
i’in, is applied to the SI circuit. From Fig. 1(c) the following
transfer function is found,
(1)
from where a condition is derived to render the influence of this
capacitance negligible,
(2)
where Tin is the input signal period. This constitutes a basic
specification to design of the buffer. Other specifications refer
to the SNR and the output swing, which must be in compliance
to the SI circuit. In the case of the BandPass Σ∆ modulator the
input frequency is 2.5MHz, the resolution is 10bit and the output
swing is ±50µA.
Circuit Description: Fig. 2 shows the schematic for the proposed
current mode buffer. It has fully differential structure, but can
be used either with single-ended input or with differential input.
If voltage-to-current conversion is needed, it can be implemented
using an external resistance connected to any of the two input
nodes. This block has three major stages: the input stage
(M1,2,5,6,9,10,17,18); the output stage (M3,4,13,14) and the
Common Mode FeedBack stage (CMFB) (M7,8,11,12,15,16).
Fig. 2 shows that the input stage incorporates a local input
feedback to obtain a very low input resistance, Rin_buff given by
(3)
This is needed to satisfy (2) under the constraint imposed by
the value of the bonding capacitance -- not controllable by the
designer. Note Rin_buff is controlled by changing either the
transconductance of transistor M1, gm1 (= gm3) or the inverter
gain. This extra degree of freedom is convenient because as gm1
increases, the output thermal noise Power Spectral Density
(PSD), given by
(4)
increases as well. The output stage scales the input current by
a factor of either 0.5 or 1.0 depending on whether the input
current is single-ended or differential, respectively.
The CMFB stage operates as follows. Assuming a positive
(negative) input common mode flowing into the input nodes,
then M8 gate voltage increases (decreases) causing M11,12,15,16
drain current increases (decreases) subtracting (adding) the
common mode current to the input and output stages. The most
important parameter in the design of this stage is hence the
common mode gain given by .
The different design trade-offs of this buffer have been handled
by our circuit optimization tool FRIDGE [3]. Table 1 shows a
summary of the simulated performance. High output resistance
is not needed because the SI memory cells used are regulated-
folded cascode.
Experimental results: This circuit has been integrated in a test
chip together with other sub-blocks of the mentioned Fourth
Order BandPass Σ∆ SI modulator. The current buffer active area
is 175 x 105 µm2 and consumes 22 mW from a 5V power
supply. Table 1 summarizes measurements made on an isolated
buffer using a single-ended input. DC measurements have been
realized with the semiconductor parameter analyser HP4145.
Fig. 3 shows the measured DC input/output transfer
characteristics illustrating the rejection of the output common
mode. Fig. 4(a) shows the AC buffer measurement set-up. The
output of the buffer is sensed through a virtual ground realized
with an off-chip high-speed amplifier, (AD844) implemented as
a second generation current conveyor with gain +1 (CCII+) [4].
In the configuration of Fig. 4(a), this amplifier features 37MHz
bandwidth; hence, it can be expected to dominate the high-
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Fig. 1 a) Conceptual 2nd Generation SI Memory Cell. b) Front-End SI
Memory Cell. c) Front-End of a SI Circuit.
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Fig. 2  Schematic of the Current Mode Buffer.
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frequency response. This is actually confirmed by the
measurements realized with the network analyser HP4195.
Fig. 4(b) shows an experimental Bode plot for Cpad about 10pF
(the whole parasitic capacitance in the experimental board). The
measured 3dB frequency is the one of the current conveyor,
37MHz, thus confirming that the frequency bandwidth of the
buffer is much larger (around 90MHz).
Conclusions: A high-frequency fully-differential current mode
buffer has been designed to interface off-chip currents into on-
chip fully-differential current-mode circuitry. It has been
fabricated in a 0.8 µm double-poly double-metal CMOS
technology and features more than 37MHz bandwidth for a pad
capacitance of about 10pF. This buffer isolates the on-chip
circuitry from the parasitic time constants at the chip input pads,
and allows us to take full advantage of the speed capabilities of
current-mode circuits. It has been included at the front-end of a
redesign of a fourth-order BandPass Σ∆ SI modulator [2]
featuring 9 bit dynamic range at 10MHz clock frequency
@30kHz signal bandwidth centered on 2.5MHz.
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Fig. 4 a) AC Measurement Set-Up. b) Experimental Bode Plot.
Fig. 3  DC Input/Output Transfer Characteristics.
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Table 1: Performance Summary of the Current-Mode Buffer
Parameter Simulated Measured Unit
Differential Gain (ADIFF) 0.497 0.496 --
Common Mode Ratio Rejection
(CMRR)
38 30 dB
Output Offset 0.3 0.8 µA
Output Swing ±50 ±50 µA
Input Resistance (Rin) 213 200 Ω
Output Resistance (Rout) 68 54 ΚΩ
-3dB-Frequency (f3dB) >37 >37 MHz
Total Harmonic Distortion (THD) 0.2 0.3 %
